Abstract: Modern VLSI layout pattern generation for design for manufacturability (DFM) at sub-3 nm nodes faces two challenges: 1) the rapid evolution of intricate design rules; 2) the scarcity of high ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback