Abstract: CMOS phase-locked loop (PLL) equipped with a high-sensitivity phase/frequency detector (PFD) and a differential range-programmable low-noise voltage-controlled oscillator (VCO) is described.
Some results have been hidden because they may be inaccessible to you
Show inaccessible results