Abstract: This paper presents an architecture for analog convolution computing based on fundamental series-parallel capacitor configurations. The convolution results are digitized through a ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results